

Figur 1 - Signal Transition Phas D tector




Figure 2 . Clock Timing Diagram




Figure 3

READ AND WRITE COMMAND PACKET DEFINITION

Flag	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
0	x	x	x	x	x	x	x	x	x	x
1	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0	CMD5
0	CMD4	CMD3	CMD2	CMD1	CMD0	BNK2	BNK1	BNK0	ROW9	ROW8
0	ROW7	ROW6	ROW5	ROW4	ROW3	ROW2	ROW1	ROW0	0	0
0	0	0	0	COL6	COL5	COL4	COL3	COL2	COL1	COL0

Legend:

ID8-ID0 = Device ID Value

CMD5-CMD0 = Command Code

BNK2-BNK0 = Bank Address.

x = don't care

ROW9-ROW0 = Row Address

COL6-COL0 = Column Address

0=Unused, apply 0 for this bit

Figure 4




Figure 5




Figure 6




Figure 7